Part Number Hot Search : 
T49C1 35GQ150 R3000 74ACT241 MPW2142 C1602 170CA MB891
Product Description
Full Text Search
 

To Download PI74AVC16334K Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  1 ps8525 02/28/01 product description pericom semiconductor?s pi74avc+ series of logic circuits are produced using the company?s advanced submicron cmos technology, achieving industry leading speed. the 16-bit pi74avc+16334 universal bus driver is designed for 2.3v to 3.6v vcc operation. data flow from a to y is controlled by output enable (oe). the device operates in the transparent mode when le is low. when le is high, the a data is latched if clk is held at a high or low logic level. if le is high, the a-data is stored in the latch/flip- flop on the low-to-high transition of clk. when oe is high, the outputs are in the high-impedance state. to ensure the high-impedance state during power up or power down, oe should be tied to vcc through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. 1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901 2123456789012 1 2345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012 12345678901 2 2.5v 16-bit universal bus driver with 3-state outputs logic block diagram product features ? pi74avc+16334 is designed for low voltage operation, v cc = 1.65v to 3.6v ? true 24ma balanced drive @ 3.3v ? compatible with philips and t.i. avc logic family ?i off supports partial power-down operation ? 3.6v i/o tolerant inputs and outputs ? meets pc133 sdram registered dimm specifications ? all outputs contain a patented ddc (dynamic drive control) circuit that reduces noise without degrading propagation delay ? industrial operation at ?40c to +85c ? available packages: ? 48-pin 240-mil wide plastic tssop (a) ? 48-pin 173-mil wide plastic tvsop (k) pi74avc+16334 to 15 other channels clk le a1 47 25 48 oe 1 1d c1 clk y1 2
2 ps8525 02/28/01 1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901 2123456789012 1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901 2123456789012 pi74avc+16334 2.5v 16-bit universal bus driver with 3-state outputs 1 2 3 4 5 6 7 8 9 48 10 47 11 46 12 45 13 44 14 43 15 42 16 41 17 40 18 39 19 38 20 37 21 36 22 35 23 34 24 33 32 31 30 29 28 27 26 25 oe y1 y2 gnd y3 y4 v cc y5 y6 gnd y7 y8 y9 y10 y11 y12 v cc y13 y14 gnd y15 y16 nc gnd clk a1 a2 gnd a3 a4 v cc a5 a6 gnd a7 a8 a9 a10 a11 a12 v cc a13 a14 gnd a15 a16 le gnd maximum ratings (above which the useful life may be impaired. for user guidelines, not tested.) supply voltage range, v cc ............................................. ?0.5v to +4.6v input voltage range, v i ................................................... ?0.5v to +4.6v voltage range applied to any output in the high-impedance or power-off state, v o (1) ...................... ?0.5v to +4.6v voltage range applied to any output in the high or low state, v o (1,2) ......................................... ?0.5v to v cc +0.5v input clamp current, i ik (v i <0) .................................................... ?50ma output clamp current, i ok (v o <0) .............................................. ?50ma continuous output current, i o .................................................... 50ma continuous current through each v cc or gnd ......................... 100ma package thermal impedance, q ja (3) : package a ......................... 64c/w package k ......................... 48c/w storage temperature range, t stg .................................... ?65c to 150c 1. input & output negative-voltage ratings may be exceeded if the input and output curent rating are observed. 2. output positive-voltage rating may be exceeded up to 4.6v maximum if the output current rating is observed. 3. the package thermal impedance is calculated in accor- dance with jesd 51. notes: stresses greater than those listed under maximum ratings may cause permanent damage to the device. this is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. exposure to absolute maximum rating conditions for extended periods may affect reliability. s t u p n i s t u p t u o y e o xe lk l ca hx x x z llxl l llxh h lh - ll lh - hh l hh r o lx o y ) 2 ( pin name description oe output enable input (active low) le latch enable (active low) clk clock input a data input y data output gnd ground v cc power product pin description truth table (1) product pin configuration notes: 1. h = high signal level l = low signal level - = transition low-to-high x = don?t care or irrelevant z = high impedance 2. output level before the indicated steady-state input conditions were established. 48-pin a,k
3 ps8525 02/28/01 1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901 2123456789012 1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901 2123456789012 pi74avc+16334 2.5v 16-bit universal bus driver with 3-state outputs recommended operating conditions (1) . n i m. x a ms t i n u v c c e g a t l o v y l p p u s g n i t a r e p o4 . 16 . 3 v y l n o n o i t n e t e r a t a d2 . 1 v h i e g a t l o v t u p n i l e v e l - h g i h v c c v 2 . 1 =v c c v c c v 6 . 1 o t v 4 . 1 =v x 5 6 . 0 c c v c c v 5 9 . 1 o t v 5 6 . 1 =v x 5 6 . 0 c c v c c v 7 . 2 o t v 3 . 2 =7 . 1 v c c v 6 . 3 o t v 3 =2 v l i e g a t l o v t u p n i l e v e l - w o l v c c v 2 . 1 =d n g v c c v 6 . 1 o t v 4 . 1 =v x 5 3 . 0 c c v c c v 5 9 . 1 o t v 5 6 . 1 =v x 5 3 . 0 c c v c c v 7 . 2 o t v 3 . 2 =7 . 0 v c c v 6 . 3 o t v 3 =8 . 0 v i e g a t l o v t u p n i 06 . 3 v o e g a t l o v t u p t u o e t a t s e v i t c a0v c c e t a t s - 306 . 3 i s h o t n e r r u c t u p t u o l e v e l - h g i h v c c v 6 . 1 o t v 4 . 1 =4 ? a m v c c v 5 9 . 1 o t v 5 6 . 1 =6 ? v c c v 7 . 2 o t v 3 . 2 =2 1 ? v c c v 6 . 3 o t v 3 =4 2 ? i s l o t n e r r u c t u p t u o l e v e l - w o l v c c v 6 . 1 o t v 4 . 1 =4 v c c v 5 9 . 1 o t v 5 6 . 1 =6 v c c v 7 . 2 o t v 3 . 2 =2 1 v c c v 6 . 3 o t v 3 =4 2 d t d e t a r l l a f r o e s i r n o i t i s n a r t t u p n i vv c c v 6 . 3 o t v 4 . 1 =5v / s n t a e r u t a r e p m e t r i a - e e r f g n i t a r e p o 0 4 ?5 8c notes: 1. all unused inputs must be held at v cc or gnd to ensure proper device operation.
4 ps8525 02/28/01 1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901 2123456789012 1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901 2123456789012 pi74avc+16334 2.5v 16-bit universal bus driver with 3-state outputs s r e t e m a r a ps n o i t i d n o c t s e t ) 1 ( v c c . n i m. p y t. x a ms t i n u v h o i h o 0 0 1 ? =a v 6 . 3 o t v 4 . 1v c c v 2 . 0 ? v i s h o 4 ? =m v a h i v 1 9 . 0 =v 4 . 15 0 . 1 i s h o 6 ? =m v a h i v 7 0 . 1 =v 5 6 . 12 . 1 i s h o 2 1 ? =m v a h i v 7 . 1 =v 3 . 25 7 . 1 i s h o 4 2 ? =m v a h i v 2 =v 30 . 2 v l o i s l o 0 0 1 =a v 6 . 3 o t v 4 . 12 . 0 i s l o 4 =m v a l i v 9 4 . 0 =v 4 . 14 . 0 i s l o 6 =m v a l i v 7 5 . 0 =v 5 6 . 15 4 . 0 i s l o 2 1 =m v a l i v 7 . 0 =v 3 . 25 5 . 0 i s l o 4 2 =m v a l i v 8 . 0 =v 38 . 0 i i s t u p n i l o r t n o cv i v = c c d n g r ov 6 . 35 . 2 a i f f o v i v r o o v 6 . 3 =0 0 1 i z o v o v = c c d n g r ov 6 . 30 1 i c c v i v = c c i d n g r o o 0 =v 6 . 30 4 c i s t u p n i l o r t n o c v i v = c c d n g r o v 5 . 25 . 3 f p v 3 . 35 . 3 s t u p n i a t a d v 5 . 26 v 3 . 36 c o s t u p t u ov o v = c c d n g r o v 5 . 25 . 6 v 3 . 35 . 6 note: typical values are measured at t a = 25c. dc electrical characteristics (over the operating range, t a = ?40c +85c)
5 ps8525 02/28/01 1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901 2123456789012 1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901 2123456789012 pi74avc+16334 2.5v 16-bit universal bus driver with 3-state outputs v c c v 2 . 1 = v c c v 5 . 1 = v 1 . 0 v c c v 8 . 1 = v 5 1 . 0 v c c v 5 . 2 = v 2 . 0 v c c v 3 . 3 = v 3 . 0 s t i n u . n i m. x a m. n i m. x a m. n i m. x a m. n i m. x a m. n i m. x a m f k c o l c y c n e u q e r f k c o l c0 5 10 5 10 5 1z h m t w e s l u p n o i t a r u d w o l e l3 . 33 . 33 . 3 s n w o l r o h g i h k l c3 . 33 . 33 . 3 t u s p u t e s e m i t k l c e r o f e b a t a d - 18 . 07 . 07 . 07 . 0 a t a d e l e r o f e b - h g i h k l c5 . 14 . 19 . 09 . 09 . 0 w o l k l c7 . 26 . 12 . 111 t h d l o h e m i t k l c r e t f a a t a d - 3 . 11 . 19 . 08 . 07 . 0 t h d l o h e m i t a t a de l r e t f a - h g i h k l c2 . 29 . 17 . 15 . 15 . 1 w o l k l c4 . 28 . 16 . 14 . 13 . 1 switching characteristics over recommended operating free-air temperature range (unless otherwise noted, see figures 2 thru 5) operating characteristics, t a = 25 c s r e t e m a r a p t s e t s n o i t i d n o c v c c v 5 1 . 0 v 8 . 1 =v c c v 2 . 0 v 5 . 2 = v c c v 3 . 3 = v 3 . 0 s t i n u l a c i p y tl a c i p y tl a c i p y t r e w o p d p c n o i t a p i s s i d e c n a t i c a p a c d e l b a n e s t u p t u o c l , f p 0 = z h m 0 1 = f 5 48 42 5 f p d e l b a s i d s t u p t u o3 25 28 2 operating requirements over recommended operating free-air temperature range (unless otherwise noted, see figures 1 thru 4) r e t e m a r a p m o r f ) t u p n i ( o t ) t u p t u o ( v c c v 2 . 1 = v c c v 5 . 1 = v 1 . 0 v c c v 8 . 1 = v 5 1 . 0 v c c v 5 . 2 = v 2 . 0 v c c v 3 . 3 = v 3 . 0 s t i n u . p y t. n i m. x a m. n i m. x a m. n i m. x a m. n i m. x a m f x a m 0 5 10 5 10 5 1z h m t d p a y 3 . 52 . 12 . 65 . 19 . 412 . 39 . 05 . 2 s n e l72 . 27 . 98 . 15 . 75 . 19 . 48 . 04 k l c69 . 18 . 76 . 16 1 . 17 . 311 . 3 t n e e o9 . 74 . 22 . 0 16 . 18 . 85 . 17 . 612 . 6 t s i d e o7 . 71 . 23 . 0 15 . 14 . 82 . 13 . 513 . 5
6 ps8525 02/28/01 1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901 2123456789012 1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901 2123456789012 pi74avc+16334 2.5v 16-bit universal bus driver with 3-state outputs parameter measurement information v cc = 1.2v and 1.5v 0.1v load circuit voltage waveforms propagation delay times voltage waveforms enable and disable times voltage waveforms pulse duration t s e t1 s t d p t z l p t / l z p t z h p t / h z p n e p o v x 2 c c d n g notes: a. c l includes probe and jig capacitance. b. waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. c. all input impulses are supplied by generators having the following characteristics: prr 10 mhz, z o = 50 w , t r 2.0ns, t f 2.0ns. d. the outputs are measured one at a time with one transition per measurement. e. t plz and t phz are the same as t dis f. t pzl and t pzh are the same as t en g. t plh and t phl are the same as t pd figure 1. load circuit and voltage waveforms 2 w 2 w 2xv cc open gnd s1 from output under test cl = 15pf (see note a) t pzl output control (low level enabling) 0v v cc /2 v cc /2 v cc /2 v cc /2 t plz t phz v ol v cc 0v t pzh +0.1v C0.1v output waveform 1 s1 at 2 x v cc (see note b) output waveform 2 s1 at gnd (see note b) v oh v oh v ol v cc input t plh t phl 0v output v oh v ol v cc /2 v cc /2 v cc /2 v cc v cc /2 input t w v cc /2 v cc v cc /2 0v data input t su t h v cc /2 v cc v cc /2 0v v cc 0v timing input v cc /2 voltage waveforms setup and hold times
7 ps8525 02/28/01 1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901 2123456789012 1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901 2123456789012 pi74avc+16334 2.5v 16-bit universal bus driver with 3-state outputs parameter measurement information v cc = 1.8v 0.15v load circuit voltage waveforms propagation delay times voltage waveforms enable and disable times voltage waveforms pulse duration t s e t1 s t d p t z l p t / l z p t z h p t / h z p n e p o v x 2 c c d n g notes: a. c l includes probe and jig capacitance. b. waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. c. all input impulses are supplied by generators having the following characteristics: prr 10 mhz, z o = 50 w , t r 2.0ns, t f 2.0ns. d. the outputs are measured one at a time with one transition per measurement. e. t plz and t phz are the same as t dis f. t pzl and t pzh are the same as t en g. t plh and t phl are the same as t pd figure 2. load circuit and voltage waveforms 2 w 2 w 2xv cc open gnd s1 from output under test cl = 15pf (see note a) t pzl output control (low level enabling) 0v v cc /2 v cc /2 v cc /2 v cc /2 t plz t phz v ol v cc 0v t pzh +0.1v C0.1v output waveform 1 s1 at 2 x v cc (see note b) output waveform 2 s1 at gnd (see note b) v oh v oh v ol v cc input t plh t phl 0v output v oh v ol v cc /2 v cc /2 v cc /2 v cc v cc /2 input t w v cc /2 v cc v cc /2 0v data input t su t h v cc /2 v cc v cc /2 0v v cc 0v timing input v cc /2 voltage waveforms setup and hold times 1 k w 1 k w 0.15v 0.15v 30
8 ps8525 02/28/01 1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901 2123456789012 1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901 2123456789012 pi74avc+16334 2.5v 16-bit universal bus driver with 3-state outputs parameter measurement information v cc = 2.5v 0.2v load circuit voltage waveforms propagation delay times voltage waveforms enable and disable times voltage waveforms pulse duration t s e t1 s t d p t z l p t / l z p t z h p t / h z p n e p o v x 2 c c d n g notes: a. c l includes probe and jig capacitance. b. waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. c. all input impulses are supplied by generators having the following characteristics: prr 10 mhz, z o = 50 w , t r 2.0ns, t f 2.0ns. d. the outputs are measured one at a time with one transition per measurement. e. t plz and t phz are the same as t dis f. t pzl and t pzh are the same as t en g. t plh and t phl are the same as t pd figure 3. load circuit and voltage waveforms 2 w 2 w 2xv cc open gnd s1 from output under test cl = 15pf (see note a) t pzl output control (low level enabling) 0v v cc /2 v cc /2 v cc /2 v cc /2 t plz t phz v ol v cc 0v t pzh +0.15v C0.15v output waveform 1 s1 at 2 x v cc (see note b) output waveform 2 s1 at gnd (see note b) v oh v oh v ol v cc input t plh t phl 0v output v oh v ol v cc /2 v cc /2 v cc /2 v cc v cc /2 input t w v cc /2 v cc v cc /2 0v data input t su t h v cc /2 v cc v cc /2 0v v cc 0v timing input v cc /2 voltage waveforms setup and hold times 500 w 500 w 30
9 ps8525 02/28/01 1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901 2123456789012 1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901 2123456789012 pi74avc+16334 2.5v 16-bit universal bus driver with 3-state outputs parameter measurement information v cc = 3.3v 0.3v load circuit voltage waveforms propagation delay times voltage waveforms enable and disable times voltage waveforms pulse duration t s e t1 s t d p t z l p t / l z p t z h p t / h z p n e p o v x 2 c c d n g notes: a. c l includes probe and jig capacitance. b. waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. c. all input impulses are supplied by generators having the following characteristics: prr 10 mhz, z o = 50 w , t r 2.0ns, t f 2.0ns. d. the outputs are measured one at a time with one transition per measurement. e. t plz and t phz are the same as t dis f. t pzl and t pzh are the same as t en g. t plh and t phl are the same as t pd figure 4. load circuit and voltage waveforms 2 w 2 w 2xv cc open gnd s1 from output under test cl = 15pf (see note a) t pzl output control (low level enabling) 0v v cc /2 v cc /2 v cc /2 v cc /2 t plz t phz v ol v cc 0v t pzh +0.1v C0.1v output waveform 1 s1 at 2 x v cc (see note b) output waveform 2 s1 at gnd (see note b) v oh v oh v ol v cc input t plh t phl 0v output v oh v ol v cc /2 v cc /2 v cc /2 v cc v cc /2 input t w v cc /2 v cc v cc /2 0v data input t su t h v cc /2 v cc v cc /2 0v v cc 0v timing input v cc /2 voltage waveforms setup and hold times 500 w 500 w 0.3v 0.3v 30
10 ps8525 02/28/01 1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901 2123456789012 1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901 2123456789012 pi74avc+16334 2.5v 16-bit universal bus driver with 3-state outputs pericom semiconductor corporation 2380 bering drive ? san jose, ca 95131 ? 1-800-435-2336 ? fax (408) 435-1100 ? http://www.pericom.com packaging mechanical - 48-pin tssop (a-package) packaging mechanical - 48-pin tvsop (tssop) (k-package) n o i t a m r o f n i g n i r e d r on o i t p i r c s e d a 4 3 3 6 1 + c v a 4 7 i pp o s s t c i t s a l p e d i w l i m - 0 4 2 , n i p - 8 4 k 4 3 3 6 1 + c v a 4 7 i pp o s v t c i t s a l p e d i w l i m - 3 7 1 , n i p - 8 4 .378 .386 .047 .031 .041 seating plane .0051 .009 .016 bsc 1 48 .169 .177 9.60 9.80 4.30 4.50 0.40 0.13 0.23 0.80 1.05 x.xx x.xx denotes dimensions in millimeters .002 .006 0.05 0.15 .0035 .008 0.09 0.20 .018 .030 0.45 0.75 .252 bsc 6.4 max. 1.20 .236 .244 .488 .496 .002 .006 seating plane .007 .010 .0197 bsc .004 .008 .319 1 48 12.4 12.6 6.0 6.2 0.50 0.17 0.27 8.1 0.05 0.15 0.09 0.20 x.xx x.xx denotes dimensions in millimeters .018 .030 0.45 0.75 .047 1.20 max bsc


▲Up To Search▲   

 
Price & Availability of PI74AVC16334K

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X